UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/644,225	08/19/2003	Igor Keller	02PA053US01	6463
55497 VISTA IP LAW	7590 04/12/201 V GROUP LLP	EXAMINER		
1885 Lundy Avenue Suite 108 SAN JOSE, CA 95131			PIERRE LOUIS, ANDRE	
			ART UNIT	PAPER NUMBER
,			2123	
			MAIL DATE	DELIVERY MODE
			04/12/2010	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/644,225	KELLER, IGOR			
Office Action Summary	Examiner	Art Unit			
	ANDRE PIERRE LOUIS	2123			
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION (36(a). In no event, however, may a reply be time will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) ☐ Responsive to communication(s) filed on 29 M 2a) ☐ This action is FINAL . 2b) ☐ This 3) ☐ Since this application is in condition for alloware closed in accordance with the practice under B	s action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) ☐ Claim(s) 1-41 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-41 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o Application Papers 9) ☐ The specification is objected to by the Examine 10) ☐ The drawing(s) filed on is/are: a) ☐ accomplication and position to the Replacement drawing sheet(s) including the corrections.	wn from consideration. or election requirement. er. eepted or b) □ objected to by the E drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).			
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some color None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate			

Application/Control Number: 10/644,225 Page 2

Art Unit: 2123

DETAILED ACTION

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 3/29/2010 has been entered.

2. Claims 1-41 remain pending and are presented for examination.

Response to Arguments

- 3. Applicant's arguments filed 3/29/2010 have been fully considered but they are moot in view of the new ground of rejection.
- 3.2 While the applicant believes that the independent claims, along with the dependent claims should be found allowable, the examiner respectfully disagrees and asserts that the combined references cited teach the entire claimed invention, as evidenced by the grounds of rejection below.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4.0 Claims 1-41 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Lee ET al. (U.S. Patent No. 6,430,731), in view of Yalcin et al. (USPG_PUB No. 2003/0140324, *previously made of record*).

Art Unit: 2123

4.1 In considering the independent claims 1,6, 11, 19, 29, and 33, Lee et al. substantially teaches a computer implemented method for determining a worst-case transition, and particularly teaches the steps of determining at least a plurality of different arrival times and a plurality of different slews from a plurality of timing events propagated to an input of a gate of based at least in part upon a timing model of the gate (col.2 lines 16-33 and col.4 line 9-col.5 line 5; also see col.7 lines 4-10); selecting one of the plurality of timing events propagated to the input of the gate as a worst case timing event based at least in part upon the timing model, wherein the timing model comprises a load of the gate, an arrival time in the plurality of the different arrival times and a slew of the plurality of different slews of the plurality of timing events such that the one of the plurality of timing events propagated to the input of the gate with a worst output slew as a function of input slew is selected as the worst case timing event (fig.11, col.1 lines 23-27, col.4) lines 27-43, col.5 lines 1-5, and col.6 line 31- col.7 line 31, col.14 lines 25-43 and col.15 lines 42col.16 line 42); storing information related to the worst case timing event in a computer readable medium (col.14 lines 40-43 and col.15 lines 52-62). While Lee equation does not clearly show that the capacitive loading is part of his calculation, he discloses taking into consideration other parameters such as the capacitive loading of the model (see col.4 lines 37-49), and col.5 line 1-15 shows a detailed spice simulation for static CMOS gates under different slew and capacitance loading conditions, and would clearly be understood be one of skilled in the art. Lee further teaches the processor and readable medium of claim 6 (see fig. 12 (210-220)). Nevertheless, Yalcin et al. substantially teaches generating a TLF model based upon inputs slew and capacitance loading selected (para 55-56, 60-63, 114). Lee and Yalcin are analogous art because they are from the same field of endeavor and that the model analyzes by Yalcin is similar to that of Lee. Therefore, it would have been obvious to one of ordinary skilled in the art to combine the ing

Application/Control Number: 10/644,225

Art Unit: 2123

analysis of Yalcin with the method and apparatus of Lee because Yalcin teaches the advantage of speeding up timing analysis (see para 85).

Page 4

- 4.2 As per claims 2,7, 12, and 20, the combined teachings of Lee et al. Yalcin substantially teach the step of determining a plurality of gate delays for a plurality of input signals based at least in part upon the timing model of the gate (see Lee et al. col.4 lines 27-43; also see Yalcin para 55, 63, 114).
- 4.3 With regards to claims 3,8, 13, and 21, the combined teachings of Lee et al. Yalcin substantially teach that the step of selecting the worst-case input timing event further comprises the step of selecting a worst delay based at least in part upon the gate delays (see Lee et al. col.15 lines 44-48).
- Regarding claims 4,9, 14, and 22, the combined teachings of Lee et al. Yalcin substantially teach that the timing model comprises To = Ti + Dg, $Dg = F(S_I, C)$, $So = Q(S_I, C)$, where To is an output time, T_i is an input time, Dg is a gate delay, S_I is an input slew, C is a capacitive load of the gate, and So is an output slew, wherein the delay Dg of the gate depends, at least in part, on the slew of the input transition and capacitive load at the output of the gate (see Lee et al. col.4 lines 27-43, also see Yalcin para 55-56, 60-63, 114).
- 4.5 Regarding claims 5,10, 15, and 23, the combined teachings of Lee et al. Yalcin substantially teach that the timing model is a timing library format (FTL) model (*see Lee et al. col.5 lines 7-17, also see Yalcin para 59-63*).
- 4.6 With regards to claims 16-18, the combined teachings of Lee et al. Yalcin substantially teach that the output slews of the output timing events includes slew rate of the output timings, which is determined by an amount of time for a waveform to transition from a first voltage to a second voltage (see Lee et al. col.2 lines 16-33).

Application/Control Number: 10/644,225 Page 5

Art Unit: 2123

4.7 Regarding claim 24, the combined teachings of Lee et al. Yalcin substantially teach that the different arrival times comprise the arrival times of the timing event at each input of the gate (see Lee et al. col.2 lines 16-33 and col.4 lines 9-43).

- 4.8 As per claim 25, the combined teachings of Lee et al. Yalcin substantially teach that the different arrival times of the timing event at each input of the gate comprises the input times of the timing events (see Lee et al. col.2 lines 16-33 and col.4 lines 9-43).
- 4.9 With regards to claims 26,30, and 34, the combined teachings of Lee et al. Yalcin substantially teach that the different slews comprise transition times of the timing events through the gate (see Lee et al. col.3 line 65-col.4 lines 43).
- 4.10 Regarding claims 27,31, and 35, the combined teachings of Lee et al. Yalcin substantially teach that the transition times of the timing events through the gate are based at least in part upon characteristics of the gate (see Lee et al. col.3 line 65-col.4 lines 43, also Yalcin para 65, 114).
- 4.11 As per claims 28,32, and 36, the combined teachings of Lee et al. Yalcin substantially teach that a duration of the transition times of the timing events through the gate is based at least in part upon characteristics of the gate (see Lee et al. col.3 line 65-col.4 lines 43).
- 4.12 With regards to claims 37-41, the combined teachings of Lee et al. Yalcin substantially teach that information related to the worst-case timing event is stored in a memory (see Lee et al. col.14 lines 40-43 and col.15 lines 52-62).

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Application/Control Number: 10/644,225 Page 6

Art Unit: 2123

5.1 Hathaway et al. (U.S. Patent No. 6,615,395) teaches a method for handling

coupling effects in static timing analysis.

6. Claims 1-41 are rejected and **THIS ACTION IS Non-FINAL**. Any inquiry concerning

this communication or earlier communications from the examiner should be directed to Andre

Pierre-Louis whose telephone number is 571-272-8636. The examiner can normally be reached

on Mon-Fri, 8:00AM-4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Paul L. Rodriguez can be reached on 571-272-3753. The fax phone number for the organization

where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/A. P. L./

Examiner, Art Unit 2123

April 8, 2010

/Paul L Rodriguez/

Supervisory Patent Examiner, Art Unit 2123